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A 
A broadband stable power multiplier in which a balun 
is used in each amplitude-amplification stage of a multi- 
stage unit to provide broadboad impedance transforma- 
tion. Also, a strip line is used to impedance match the 
very low input impedance of a broadband high power 
frequency transistor to the uutput impedance of a preced- 
ing power amplifier. 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 
435 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
Field of the invention 
This invention generally relates to power amplifying 
circuitry and, more particularly, to a solid state broad- 
band stable power amplifier. 
Description of the prior art 
Broadband power amplifiers find use in commercial 
as well as military applications. One of the basic desired 
characteristics of such an amplifier is that it operates over 
a wide range of frequencies without tuning, i.e. be stable 
over a wide frequency range. One example of the use of 
such an amplifier is in high frequency broadband receiv- 
ing systems of the type employed in a deep space instru- 
mentation facility. 
In some applications, particularly those associated with 
space, it is most important that the desircd power ampli- 
fication with or without frequency multiplying be achieved 
in the smallest physical configuration and weight. 
Heretofore, the desired bandwidth and frequency mul- 
tiplication factors or gain could only be achieved with a 
circuit which often exceeded physical size limitations. 
Thus, a need exists for a new broadband stable power 
amplifier. 
OBJECTS AND SUMMARY O F  THE INVENTION 
It is a primary object of this invention to provide a 
new improved broadband power amplifier. 
Another object of the invention is the provision of a 
broadband stable power multiplier which requires mini- 
mum tuning. 
A further object of this invention is to provide a new 
improved broadband stable power multiplier in a smaller 
physical configuration than prior art multipliers. 
Still a further object of this invention is to provide a 
novel highly stable solid state relatively small sized power 
multiplier which has a minimum number of tuning ele- 
ments. 
These and other objects of this invention achieved by 
providing a power amplifier in which a balun is em- 
ployed in each stage of a broadband amplitude-amplifi- 
cation unit, which, due to the baluns, does not require 
tuning. The output of this unit is split for low power am- 
plification in two channels, which are then combined by 
a power adder. The output of the adder is further ampli- 
fied in a medium power amplifier whose output is im- 
pedance matched by the use of a strip line to the very 
low impedance of the input of a transistor, forming part 
of a broadband high power, high frequency amplifier. 
The novel features that are considered characteristic of 
this invention are set forth with particularity in the ap- 
10 pended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
15 FIGURE 1 is a combination block and schematic 
diagram of the broadband stable power multiplier of the 
present invention; 
FIGURE 2 is a top view of an S-shaped strip line; 
and 
FIGURES 3A, 3B and 4 are respective left, center and 
right portions of a complete schematic diagram of one 
embodiment of the invention which was reduced to prac- 
tice. 
DESCRIPTION O F  THE PREFERRED 
20 
25 EMBODIMENTS 
Reference is first made to FIGURE 1 which is a com- 
bination block and schematic diagram of the circuit of 
the present invention. It is shown including two stages of 
an amplitude-amplification unit 2. Briefly, the unit in- 
30 cludes transistors Q1 and QZ, each connected in a com- 
mon base configuration and baluns €31 and B2, which are 
connected to the collectors of the transistors. The cen- 
ter terminal of balun €31 is connected through a capacitor 
14 to the emitter of the transistor Q2 of the second 
a5 stage. The center terminal of B2, representing the out- 
put of unit 12, is connected through a capacitor 16 to 
a power splitter stage 18. One end of a capacitor 20, 
connected at the other end to the emitter of Q1, forms 
4o the input of unit 12. The capacitor’s end may be direct- 
ly connected to the amplifier’s input terminal 25, or 
through a frequency multiplication stage 26 in case the 
frequency at terminal 25 has to first be multiplied prior 
to the power amplification. 
In unit 12, one end of B1 is connected to the base of 
QI  through a resistor 28, with the base being connected 
to a reference potential, such as ground, through parallel 
connected resistor 30 and capacitor 32. Similarly, resistor 
34 is connected between B 2  and the base of 42, and 
5o resistor 36 and capacitor 37 are each connected between 
the base and ground. Chokes or inductors 38 and 39 are 
connected respectively between the emitters of Q1 and 
42 and ground. 
The use of the baluns B1 and B2 in th two stage unit 
55 12 has been found to be most significant in contributing to 
the high gain of unit 12 over a wide frequency band 
without tuning. In one reduction to practice, the two bal- 
uns, when used with two transistors 2N918, have been 
found to produce uniform gain of 14 db between 180 and 
As shown in FIGURE 1, the output of unit 12 is sup- 
plied to power splitter stage 18 whose two outputs are 
supplied to low power amplifiers 42 and 44. The power- 
amplified outputs of these are supplied to a power adder 
65 stage 46. The function of stages 18 and 46 is to first 
separate the signal from unit 12 so that it can be sepa- 
rately power-amplified by relatively low power transis- 
tors in amplifiers 42 and 44, and then combine the power- 
amplified signals so that the output of stage 46 has a min- 
In one reduction to practice, the output of unit 
was amplified to 75 mw. in each of amplifiers 42 and 44 
45 
GO 280mHz. 
70 imal preselected power gain. 
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which included a low power transistor 2N918. Yet, the diodes CRI and CR2. Also, the amplifier acts as a hard 
total power at  the output of stage 46 was 150 mw. The limiter to provide a constant voltage amplitude to the 
output of stage 46 may further be amplified in a medium first doubler. 
power amplifier 48, with final power amplification being This doubler is a very broadband, full wave diode cir- 
achieved by a broadband high power, high frequency am- cuit with matched diodes to better suppress the funda- 
plifier 50, whose output is connected to an output termi- mental frequency. The output of the doubler is supplied 
nal 52. through a band pass filter of 132-140 mHz. to an ampli- 
As is appreciated by those familiar with the art, at the fier, consisting of Q3, Q5 and associated components. The 
present state of the art, a transistor which is capable of latter’s output frequency is doubled 
providing a sufficient power gain, such as from 1 w. at with carefully matched diodes CR3 
its input to 4 w. at  a high frequency, has a very low in- put terminal of this doubler is repr 
put impedance. For example, one such transistor is the point 60, tied to the input of unit 12, previously described. 
NPN type 3TE450. Its input impedance when connected The output of unit 12 is supplied to a drive amplifier 
with a grounded emitter is in the range of 3-4 ohms, which includes transistor 46, required to drive power 
whereas the output impedance of the preceding amplifier 15 splitter ISX, a commercially available device, such as 
48 may be as high as 1K. In attempting to optimize the MV-50 manufactured by Adams-Russel. Q6 is shown 
circuit’s efficiency, it is necessary to match the imped- as being a 2N918 transistor because of its high stability 
ances. However, due to the circuit’s high frequency of at 280 mHz. Q7 and Q8 and their associated components 
operation of about several hundred mHz., use of lumped form low power amplifiers 42 and 44 (FIGURE 1) whose 
circuit techniques could not be used due to component 20 outputs are added by adder 44X. 
self-resonance. The output of adder 46X is supplied 
To overcome such impedance matching problems, in medium Power amplifier 4% consisting 0 
accordance with the teachings of the present invention, a The d l e c t o r  of QI@ is connected throug 
quarter Wave impedance transformation network or mi- nected inductor L2 and two variable capacitors 1-10 $. 
crostrip line 55 has been employed between the output and 25 to ground. The junction of the two capacitors is COnnected 
input of amplifiers 48 and 50 respectively. Briefly, the to one end of a 12.50 strip line 55, the other end of which 
microstrip line raises the impedance of the base of a tran- is connected to the base of QII which forms the broad- 
sistor in amplifier 50 to a reasonable value such as 51&, band high power, high frequency output amplifier. In 
which can be matched using lumped circuitry. The shape 3Ay 3B and 4, an RF DC power 
of the strip line 55, one embodiment of which is dia- 30 filter is shown, the function Of which is to filter the DC 
gammed in FIGURE 2 to which reference is made here- Operating Or biasing Voltage supplied to the Various Wan- 
in, is dictated by the following considerations. It is neces- sistors from a voltage source, such as a source of 30 V. 
sary to reduce the physical length of the line due to size 
considerations. The line is curved into an s shape to From FIGURES 3A, 3B and 4, the number of tuning 
prevent impedance discontinuities by maintaining a mini- 35 elements can be seen to total only 17 with a total of eleven 
the above restraints, a reduction of 2.5 adjustment and power matching. The simple circuits and the relatively few tuning elements allow for the tuning achieved. except for unit p2, 40 of the circuit in successive order when using full in@ 
in 
mum radius. CQupling was prevented by requiring a mini- 
mum distance between parallel parts of the line. Using 
transistors- The final Power amplifiers QB and QZO re- 
quire two tuning capacitors each for center frequency 
in size was 
The various stages and 
are shown in FIGURE 1 in block form since, as is ap- 
preciated by those familiar with the known circuit 
techniques and arrangements may be employed to perform 
ter &age 18 and power adder stage 46 are represented in 45 load is 
power of + I 3  dbm. and rated Of -k30 v- DC* 
The Output load may be removed With full input Power 
without damaging any Of the transistors* Rated 
For such Output power with a center functions assigned to them, S~ i l a r ly ,  the power split- 
block form since such stages or devices are known and 
commercially available. When the input at  terminal 25 
has to be frequency multiplied, stage 26 may consist of 
one or more frequency doublers. 
Reference is now made to FIGURES 3A, 3B and 
which are left, center and righthand portions of a com- 
plete schematic diagram of a specific reduction to prac- 
output power of about 4 watts is achieved again when the 
frequency of 280 mHz., the symmetrical -1 db down 
points On the spectrum curve are l6 mHz. apart and the 
~ ~ ~ ~ ~ ~ ~ e ~ ~ a ~ ~ i ~ ~ ~ a ~ ~ ~ ~ ~ ~ ~ ~ R ~ i ~ ~ ~ ~  2:; 
50 1.10 over the entire -3 db bandwidth points for input 
power variations between +7 and +19 dbm. The de- 
scribed embodiment has been packaged into a volume 
of less than 3oo cubic inches. 
tiE Of the circuit Of the present invention, employing There has accordingly been shown and described herein 
the baluns and the impedance matching strip line* This 55 a novel broadband stable high frequency power multi- 
specific arrangement which is shown to further exempli- 
multiplier with a bandwidth of 24 mHz. at -3 db points 
about a center at 280 mHz., with a power gain of 50 db. 
The values of the variable inductors designated -1, -2 
and -4 are of the following respective ranges, 0.55-1.0 
ph., 0.9-1.8 ph., and 3.2-8.3 ph. Inductors L , L2 and 
L3 are made of 3 turns of #20 Wire around a inch 
diameter Bakelite core. Each of transformers TI, T2, T, 65 
and B2 is wound on a ferrite bead 
of the type lXde by Feroxcube Corporation of califor- 
nia type K500/100/3B. TI and T3 are 10 turns bifilar 
#40 wire, T2 and T4 are 1 turn trifilar #40 and B1 and 
B2 are 1 turn bifilar #40 wire. 
In FIGURE 3A, transistor 44 and the various com- 
ponents of values as indicated, form an input and iso- 
lation amplifier, assumed to be provided with signals be- 
tween 66 and 70 mHz. This amplifier isolates the input 
terminal 25 from the first doubler, formed by matched 75 
plier. It incorporates a balun in each stage of an ampli- 
transformation, without tuning. ne multiplier also in- 
cludes a strip line used as an impedance matching device Therein the values of most components are as indicated. 6o between the relatively high outpt impedance of one 
power amplifier and the very low hput impedance of a 
high power, high frequency transistor, employed in the 
last amplification stage. 
I t  should be appreciated that those familiar with the 
may make modifications and/or substitute equivalents 
without departing from the true spirit of the invention. 
Thus, all such modifications and/or equivalents are 
deemed to fall within the scope of the appended claims. 
f Y  and explain the invention, provides an x 4  frequency hde-amplification unit to achieve broadband impedance 
What is claimed is: 
I. A broadband power amplifier comprising: 
input amplifying means responsive to input signals in 
a preselected frequency bandwidth for amplifying 
said signals, said input amplifying means including 
at least one non-tunable broadband impedance trans- 
forming device; 
70 
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power means responsive to said amplified signals for 
amplifying the power thereof, 
said input amplifying means including at least one 
transistor having base, emitter and collector elec- 
trodes and connected in a common base con@ura- 
tion, and said impedance transforming device has 
first and second terminals coupled between said col- 
lector and base electrodes and a third terminal con- 
nected to said power means; and 
said power means include a power transistor having 
a base, an emitter and a collector, said power tran- 
sistor being connected in a common emitter confim- 
ration having broadband high power high frequency 
characteristics, and strip line means connected be- 
tween the base of said power transistor and said in- 
put amplifying means to raise the input impedance 
of said power transistor, said bandwidth being in the 
range of at least 20 megahertz. 
2. A broadband power amplifier comprising: 
a power amplification stage; 
input means for supplying signals in a preselected fre- 
quency bandwidth to said power amplification stage 
for power amplification therein, said power ampli- 
fication stage including a power transistor connected 
in a common emitter configuration and having broad- 
band, high power, high frequency characteristics and 
a low input impedance at a base terminal thereof; 
and 
strip line means connecting said input means to said 
power amplification stage to raise the base input im- 
pedance of said power transistor, said input means 
including signal amplitude amplifying means com- 
prising at least first and second transistors each con- 
nected in a common base configuration, with a non- 
tunable broadband impedance transforming device 
coupled between the collector and base electrodes of 
each of said transistors, the center frequency of said 
bandwidth being in the range of several hundred 
megahertz and the bandwidth being at least 10 mega- 
hertz. 
3. In an amplifier operable over a frequency band of 
at least 15 megahertz with a center frequency in the range 
of several hundred megahertz, the arrangement compris- 
ing: 
input means for receiving signals having frequencies 
in a band of at least 15 megahertz said frequencies 
including a frequency of several hundred megahertz; 
power amplifying means including a power transistor 
having a base, an emitter and a collector, connected 
in a common emitter configuration, the base input 
impedance being less than a few ohms; and 
strip line means coupled between said base and said 
input means for raising the base input impedance of 
said power transistor to a value in the range of 50 
10 
15 
20 ohms. 
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